Author:
Chaturvedi Nitin,Subramaniyan Arun,Gurunarayanan S.
Publisher
Springer Science and Business Media LLC
Subject
Hardware and Architecture,Information Systems,Theoretical Computer Science,Software
Reference28 articles.
1. Kim C, Burger D, Keckler SW (2002) An adaptive, non-uniform cache structure for wire-delay dominated on-chip caches. In: Proceedings of the 10th international conference on architectural support for programming languages and operating systems (ASPLOS)
2. Huh J, Kim C, Shafi H, Zhang L, Burger D, Keckler SW (2005) A NUCA substrate for flexible CMP cache sharing. In: Proceedings of the 19th ACM international conference on supercomputing
3. Chaturvedi N, Thomas JP, Gurunarayanan S (2010) Adaptive zone-aware multi-bank on chip last level L2 cache partitioning for chip multiprocessors. Int J Comput Appl 7(1):19–23
4. Muralimanohar N, Balasubramonian R, Jouppi NP (2007) Optimizing NUCA organizations and wiring delays alternatives for large caches with Cacti 6.0. In: Proceedings of the 40th international symposium on microarchitecture
5. Suh GE, Rudolph L, Devadas S (2004) Dynamic cache partitioning for CMP/SMT systems. J Supercomput 28(1): 7–26
Cited by
3 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献