1. Ali K, Aboelaze M, Datta, S (2006) Modified hotspot cache architecture: a low energy fast cache for embedded processors. In: Proceedings of 2006 international conference on embedded computer systems, July 2006, pp 35–42
2. Chen C-W, Chang C-H, Ku C-J (2005) A low power-consuming embedded system design by reducing memory access frequencies with multiple reference tables and encoding the most executed instructions. IEICE Trans Inf Syst E88-D(12):2748–2756
3. Chung E-Y, Kim CH, Chung SW (2008) An accurate and energy-efficient way determination technique for instruction caches by using early tag matching. In: 4th IEEE international symposium on electronic design, test & applications, pp 190–195
4. Efthymiou A, Garside JD (2002) An adaptive serial-parallel CAM architecture for low power cache blocks. In: ISLPED’02: proceedings of the design, pp 136–141
5. Ghose K, Kamble MB (1998) Energy efficient cache organizations for superscalar processors. In: Power driven microarchitecture workshop, held in conjunction with ISCA 98, June 1998