Publisher
Springer Science and Business Media LLC
Subject
Hardware and Architecture,Information Systems,Theoretical Computer Science,Software
Reference26 articles.
1. Aghaghiri Y, Fallah F, Pedram M (2004) Transition reduction in memory buses using sector-based encoding techniques. IEEE Trans Comput Aided Design Integr Circuits Syst 23(8):1164–1174
2. Ayoub R, Orailoglu A (2005) A unified transformational approach for reductions in fault vulnerability, power, and crosstalk noise and delay on processor buses. In: Proceedings of the international conference on Asia and South design automation conference, January 2005, pp 729–734
3. Bambha NK, Bhattacharyya SS (2005) Joint application mapping/interconnect synthesis techniques for embedded chip-scale multiprocessors. IEEE Trans Parallel Distrib Syst 16(2):99–112
4. Benini L, De Micheli G (2002) Networks on chips: a new SoC paradigm. IEEE Comput Mag (January):70–78
5. Bertozzi D, Jalabert A, Murali S, Tamhankar R, Stergio S, Benini L, Micheli GD (2005) NoC synthesis flow for customized domain specific multiprocessor systems-on-chip. IEEE Trans Parallel Distrib Syst 16(2):113–129
Cited by
11 articles.
订阅此论文施引文献
订阅此论文施引文献,注册后可以免费订阅5篇论文的施引文献,订阅后可以查看论文全部施引文献