Funder
Iran’s National Elites Foundation
Publisher
Springer Science and Business Media LLC
Subject
Hardware and Architecture,Information Systems,Theoretical Computer Science,Software
Reference50 articles.
1. Ahn J (2013) Selectively protecting error-correcting code for area-efficient and reliable STT-RAM caches. In: Proceedings of the Asia and South Pacific Design Automation Conference (ASP-DAC), pp 285–290
2. Ahn J, Yoo S, Choi K (2012) Lower-bits cache for low power STT-RAM caches. In: Proceedings of the International Symposium on Circuits and Systems (ISCAS), pp 480–483
3. Ahn J, Yoo S, Choi K (2016) Prediction hybrid cache: an energy-efficient STT-RAM cache architecture. IEEE Trans Comput (TC) 65(3):940–951
4. Asadi S, Hosseini Monazzah AM, Farbeh H, Miremadi SG (2017) WIPE: wearout informed pattern elimination to improve the endurance of NVM-based caches. In: Proceedings of the Asia and South Pacific Design Automation Conference (ASP-DAC), pp 10–15
5. Bienia C, Kumar S, Singh JP, Li K (2008) The parsec benchmark suite: Characterization and architectural implications. In: Proceedings of the 17th International Conference on Parallel Architectures and Compilation Techniques. ACM, New York, pp 72–81
Cited by
4 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献