Author:
Wang Yanjie,Niknejad Ali M.,Gaudet Vincent,Iniewski Kris
Reference36 articles.
1. B. A. Floyd et al., “Intra-Chip Wireless Interconnection for Clock Distribution Implemented with Integrated Antennas”, IEEE Journal of Solid-State Circuits, Vol. 37, No. 5, pp. 543–552, May 2002.
2. A. Valdes-Garcia, J. Silva-Martinez, and E. Sanchez-Sinencio, “On-Chip Testing Techniques for RF Wireless Transceivers”, IEEE Design & Test of Computers, Vol. 23, pp. 268–277, April 2006.
3. M. Quirk and J. Serda, Semiconductor Manufacturing Technology, Prentice-Hall, Columbus, NJ, 2001.
4. IEEE Standards Committee. IEEE standard test access port and boundary-scan architecture, July 1990. IEEE Std 1149.1-1990, IEE, 345 East 47th street, New York, NY, 10017–2349.
5. H. Eberle and A. Wander, “Testing Systems Wirelessly”, Proceedings of the 22nd IEEE VLSI Test Symposium, pp. 335–340, 2004.