1. A. Olney, B. Gifford, J. Guravage, and A. Righter, “Real-word printed circuit board ESD failures,” Microelectronics Reliability, vol. 45, No. 2, pp. 287–295, 2005.
2. M. -D. Ker, H. -H. Chang, and C. -Y. Wu, “A gate-coupled PTLSCR/NTLSCR ESD protection circuits for deep-submicron low-voltage CMOS IC’s,” IEEE J. of Solid-State Cir., vol. 32, No. 1, pp. 38–51, 1997.
3. C. C. Johnson, T. J. Maloney, and S. Qawami, “Two unusual HBM ESD failure mechanisms on a mature CMOS process,” EOS/ESD Symposium, pp. 225–231, 1993.
4. H. Terletzki, W. Nikutta, and W. Reczek, “Influence of the series resistance of on-chip power supply busses on internal device failure after ESD stress,” IEEE Trans. Electron Dev., vol. 40, No. 11, pp. 2081–2083, 1993.
5. Military Standard MIL-STD 883E (method 3015.7), 1996.