Author:
Kawahara Takayuki,Itoh Kiyoo
Publisher
Kluwer Academic Publishers
Reference46 articles.
1. K. Hardee et al., “A 0.6V 205MHz 19.5ns tRC 16Mb Embedded DRAM,” 2004 ISSCC Dig. Tech. Papers, pp. 494–495, Feb. 2004.
2. K. Itoh, VLSI Memory Chip Design, Springer-Verlag, NY, 2001.
3. Y. Nakagome et al., “Review and prospects of low-voltage RAM circuits,” IBM J. R & D, vol. 47, no. 5/6, pp. 525–552, Sep. /Nov. 2003.
4. K. Itoh et al., “Reviews and Prospects of Low-voltage Embedded RAMs,” CICC2004 Dig. Tech. Papers, pp. 339–344, Oct. 2004.
5. M. Aoki et al., “A 1.5V DRAM for Battery-Based Applications,” ISSCC Dig. Tech. Papers, pp. 238–239, Feb. 1989.
Cited by
1 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献
1. Leakage Reduction for Logic Circuits in RAMs;Series On Integrated Circuits And Systems