1. K. Hardee, F. Jones, D. Butler, M. Parris, M. Mound, H. Calendar, G. Jones, L. Aldrich, C. Gruenschlaeger, M. Miyabayashi, K. Taniguchi, and T. Arakawa, “A 0.6V 205MHz 19.5ns tRC 16Mb embedded DRAM,” ISSCC Dig. Tech. Papers, pp. 200–201, Feb. 2004.
2. K. Itoh, VLSI Memory Chip Design, Springer-Verlag, NY, 2001.
3. Y. Nakagome, M. Horiguchi, T. Kawahara, K. Itoh, “Review and future prospects of low-voltage RAM circuits,” IBM J. R & D, vol. 47, no. 5/6, pp. 525–552, Sep./Nov. 2003.
4. K. Itoh, K. Osada, and T. Kawahara, “Reviews and future prospects of low-voltage embedded RAMs,” CICC Dig. Tech. Papers, pp. 339–344, Oct. 2004.
5. M. Aoki, J. Etoh, K. Itoh, S. Kimura and Y. Kawamoto, “A 1.5V DRAM for battery-based applications,” ISSCC Dig. Tech. Papers, pp. 238–239, Feb 1989.