Author:
Kukula James H.,Shiple Thomas R.
Publisher
Springer Berlin Heidelberg
Reference19 articles.
1. Aagaard, M., Jones, R., Seger, C.-J.: FormalVerification Using Parametric Representation of Boolean Constraints. In: Proc. of the Design Automation Conf., June 1999, pp. 402–407 (1999)
2. Ashar, P., Devadas, S., Keutzer, K.: Gate-delay-fault Testability Properties of Multiplexor- Based Networks. Formal Methods in System Design 1, 93–112 (1993)
3. Bertacco, V., Damiani, M., Quer, S.: Cycle-based Symbolic Simulation of Gate-level Synchronous Circuits. In: Proc. of the Design Automation Conf., June 1999, pp. 391–396 (1999)
4. Biere, A., Cimatti, A., Clarke, E., Zhu, Y.: Symbolic Model Checking without BDDs. Tools and Algorithms for the Analysis and Construction of Systems (1999)
5. Boppana, V., Rajan, S., Takayama, K., Fujita, M.: Model Checking Based on Sequential ATPG. In: Proc. of the Computer Aided Verification Conf., July 1999, pp. 418–430 (1999)
Cited by
20 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献
1. A Scalable t-Wise Coverage Estimator: Algorithms and Applications;IEEE Transactions on Software Engineering;2024-08
2. ESampler: Boosting sampling of satisfying assignments for Boolean formulas via derivation;Journal of Systems Architecture;2022-08
3. A scalable t-wise coverage estimator;Proceedings of the 44th International Conference on Software Engineering;2022-05-21
4. Functional synthesis via input–output separation;Formal Methods in System Design;2022-04
5. ZDD Boolean Synthesis;Tools and Algorithms for the Construction and Analysis of Systems;2022