1. M. Abramovici, M. A. Breuer, and A. D. Friedman. Digital System Testing and Testable Design. NewYork, NY: Computer Science Press, 1990.
2. R. Alur and T. A. Henzinger, editors. Computer-Aided Verification, CAV’ 96, volume 1102 of Lecture Notes in Computer Science, New Brunswick, NJ, July/August 1996. Springer-Verlag.
3. V. Boppana. State information-based solutions for sequential circuit diagnosis and testing. Technical Report CRHC-97-20, Ph.D. thesis, Center for Reliable and High-Performance Computing, University of Illinois at Urbana-Champaign, July 1997.
4. R.E. Bryant. Binary decision diagrams and beyond: Enabling technologies for formal verification. In Proceedings of the International Conference on Computer-Aided Design, pages 236–243, November 1995.
5. K. T. Cheng and V. Agrawal. State Assignment for Initialilzable Synthesis. In Proc. Intl. Conf. Computer-Aided Design, pages 212–215, November 1989.