BDD-Based Hardware Verification-Reference-Cited by-同舟云学术

BDD-Based Hardware Verification

Published:2006 Issue: Volume: Page:78-107
ISSN:0302-9743
Container-title:Formal Methods for Hardware Verification
language:
Short-container-title:

Author:

Cabodi Gianpiero,Murciano Marco

Publisher

Springer Berlin Heidelberg

Link

http://link.springer.com/content/pdf/10.1007/11757283_4

Reference34 articles.

1. Bryant, R.E.: Graph–Based Algorithms for Boolean Function Manipulation. IEEE Trans. on Computers 35(8), 677–691 (1986)

2. Lee, C.Y.: Representation of Switching Circuits by Binary-Decision Programs. Bell System Technical Journal 38, 985–999 (1959)

3. Akers, S.B.: Binary Decision Diagram. IEEE Trans. on Computers C-27(6), 509–516 (1978)

4. Bryant, R.E.: Symbolic Boolean Manipulation with Ordered Binary–Decision Diagrams. ACM Computing Surveys 24(3), 293–318 (1992)

5. Clarke, E., Kurshan, R.: Computer-Aided Verification. IEEE Spectrum 33(6), 61–67 (1996)

Cited by 5 articles. 订阅此论文施引文献订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献

1. A Class of Polynomially Verifiable Circuits of Logarithmic Depth;2023 13th International Conference on Cloud Computing, Data Science & Engineering (Confluence);2023-01-19

2. Polynomial Formal Verification;Proceedings of the 41st IEEE/ACM International Conference on Computer-Aided Design;2022-10-30

3. Formal Verification of ECCs for Memories Using ACL2;Journal of Electronic Testing;2020-09-26

4. The Mechanized Marriage of Effects and Monads with Applications to High-assurance Hardware;ACM Transactions on Embedded Computing Systems;2019-02-28

5. A core calculus for secure hardware;Proceedings of the 15th ACM-IEEE International Conference on Formal Methods and Models for System Design;2017-09-29