1. T. Baba, H. Hagiwara: The MPG System: A Machine-Independent Efficient Microprogram Generator, IEEE Trans. Comp., Vol. C-30, 6(1981), S.373–395
2. J.A. Fisher, D. Landskov, B.D Shriver: Microcode Compaction: the State of the Art, Technical Report, TR 82–3–3, University of Southwestern Louisiana, Lafayette, 1982
3. L. Hafer, A.C. Parker: A Formal Method for the Specification, Analysis and Design of Register-Transfer Level Digital Logic, IEEE Trans, on CAD Vol. CAD-2, 1(1983), S. 4–18
4. M. Klein: Entwurfs eines mikroprogrammierbaren Coprozessors für die die effiziente Abwicklung von Algorithmen des logischen Entwurfs, (Diplomarbeit), FB Elektrotechnik, Universität Kaiserslautern, 1986
5. H.W. Lang: The Instruction Systolic Array, A Parallel Architecture for VLSI, Integration, Vol. 4, 1986