Information Theoretic and Security Analysis of a 65-Nanometer DDSLL AES S-Box-Reference-Cited by-同舟云学术

Information Theoretic and Security Analysis of a 65-Nanometer DDSLL AES S-Box

Published:2011 Issue: Volume: Page:223-239
ISSN:0302-9743
Container-title:Cryptographic Hardware and Embedded Systems – CHES 2011
language:
Short-container-title:

Author:

Renauld Mathieu,Kamel Dina,Standaert François-Xavier,Flandre Denis

Publisher

Springer Berlin Heidelberg

Link

http://link.springer.com/content/pdf/10.1007/978-3-642-23951-9_15.pdf

Reference28 articles.

1. Allam, M., Elmasry, M.: Dynamic current mode logic: a new low-power high-performance logic style. Journal of Solid State Circuits 36, 550–558 (2001)

2. Lecture Notes in Computer Science;E. Brier,2004

3. Lecture Notes in Computer Science;S. Chari,2003

4. Deniz, Z.T., Leblebici, Y.: Low-power current mode logic for improved dpa-resistance in embedded systems. In: ISCAS (2), pp. 1059–1062. IEEE, Los Alamitos (2005)

5. Doget, J., Prouff, E., Rivain, M., Standaert, F.-X.: Univariate side channel attacks and leakage modeling. Journal of Cryptographic Engineering (to appear)

Cited by 25 articles. 订阅此论文施引文献订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献

1. Securing AES Designs Against Power Analysis Attacks: A Survey;IEEE Internet of Things Journal;2023-08-15

2. A Novel Model for Resisting Side Channel Attack by Masking of Gates;Journal of Engineering Research;2022-04-06

3. Does Aging Matter? The Curious Case of Fault Sensitivity Analysis;2022 23rd International Symposium on Quality Electronic Design (ISQED);2022-04-06

4. Gate-Level Hardware Countermeasure Comparison against Power Analysis Attacks;Applied Sciences;2022-02-25

5. On the Impact of Aging on Power Analysis Attacks Targeting Power-Equalized Cryptographic Circuits;Proceedings of the 26th Asia and South Pacific Design Automation Conference;2021-01-18