1. Baarir, S., Braunstein, C., Clavel, R., Encrenaz, E., Ilié, J.M., Leveugle, R., Mounier, I., Pierre, L., Poitrenaud, D.: Complementary Formal Approaches for Dependability Analysis. In: Proc. IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems (DFT 2009) (2009)
2. Baarir, S., Braunstein, C., Encrenaz, E., Ilié, J.M., Li, T., Mounier, I., Poitrenaud, D., Younes, S.: Quantifying Robustness by Symbolic Model Checking. In: Proc. Hardware Verification Workshop (July 2010)
3. Crow, J., Owre, S., Rushby, J.M., Shankar, N., Srivas, M.: A Tutorial Introduction to PVS. In: Proc. Workshop on Industrial-Strength Formal Specification Techniques (1995)
4. Darbari, A., Al-Hashimi, B., Harrod, P., Bradley, D.: A New Approach for Transient Fault Injection using Symbolic Simulation. In: Proc. IEEE International On-Line Testing Symposium (2008)
5. Fey, G., Drechsler, R.: A Basis for Formal Robustness Checking. In: Proc. IEEE International Symposium on Quality Electronic Design (2008)