1. Hennessy, J.L., Patterson, D.A.: Computer Architecture - A Quantitative Approach, 4th edn. Morgan Kaufmann Publishers, San Francisco (2007)
2. Burger, D., Goodman, J.R., Kgi, A.: Memory Bandwidth Limitations of Future Microprocessors. In: ISCA 1996: Proc. of the 23rd An. Int. Symp. on Comp. Arch. (1996)
3. ITRS: Int. Tech. Roadmap for Semiconductors (2006), http://www.itrs.net/
4. Tuck, J., Ceze, L., Torrellas, J.: Scalable Cache Miss Handling for High Memory-Level Parallelism. In: MICRO 39: Proc. of the 39th An. IEEE/ACM Int. Symp. on Microarchitecture, pp. 409–422 (2006)
5. Kroft, D.: Lockup-free Instruction Fetch/Prefetch Cache Organization. In: ISCA 1981: Proc. of the 8th An. Symp. on Comp. Arch., pp. 81–87 (1981)