Author:
Singh Surabhi,Kaushik Brajesh K.,Dasgupta Sudeb
Publisher
Springer Berlin Heidelberg
Reference13 articles.
1. Singh, S., Kaur, B., Kaushik, B.K., Dasgupta, S.: Leakage Current Reduction using Modified Gate Replacement Technique for CMOS VLSI Circuit. In: Proc. IEEE CODIS 2012, Kolkata, pp. 464–467 (2012)
2. Roy, K., Mukhopadhyay, S., Mahmoodi-Meimand, H.: Leakage current mechanisms and leakage reduction techniques in deep-sub micrometer CMOS circuits. Proc. of IEEE 91, 305–327 (2003)
3. Mukhopadhyay, S., Roy, K.: Accurate Modeling of Transistor Stacks to Effectively Reduce Total Standby Leakage in Nano-Scale CMOS Circuits. In: IEEE Int. Symp. VLSI Circuit Digest, pp. 53–56 (2003)
4. Abdollahi, A., Fallah, F., Pedram, M.: Leakage current reduction in CMOS VLSI circuits by input vector control. IEEE Trans. Very Large Scale Integration Systems (VLSI) 12, 140–154 (2004)
5. Yuan, L., Qu, G.: A Combined Gate Replacement and Input Vector Control Approach for Leakage Current Reduction. IEEE Trans. Very Large Integration (VLSI) Systems 14, 173–182 (2006)
Cited by
3 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献