Author:
Mukherjee Atin,Dhar Anindya Sundar
Publisher
Springer Berlin Heidelberg
Reference5 articles.
1. Biernat, J.: Fast fault-tolerant adders. International Journal Critical Computer-Based Systems 1(1/2/3), 117–127 (2010)
2. Koren, I.: Computer Arithmetic Algorithms. A K Peters (2011)
3. Lu, S.K., Wang, J.C., Wu, C.W.: C-testable design techniques for iterative logic arrays. IEEE Trans. VLSI Systems 3, 146–152 (1995)
4. Miczo, A.: Digital logic testing and simulation. John Wiley & Sons, New Jersey (2003)
5. Li, J.F., Hsu, C.C.: Efficient testing methodologies for conditional sum adders. In: Proc. Asian Test Symp., pp. 319–324 (2004)
Cited by
3 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献