1. Shalem, R., John, E., John, L.K.: A novel low power energy recovery full adder cell. In: Proceedings of the 9th Great Lakes Symposium on VLSI, Ypsilanti, Michigan (USA), March 4-6, pp. 380–383 (1999)
2. Kawaguchi, H., Sakurai, T.: A reduced clock-swing flip-flop (RCSFF) for 63% power reduction. IEEE J. Solid-State Circuits 33(5), 807–811 (1998)
3. Rafati, R., Fakhraie, S.M., Smith, K.C.: A 16-Bit Barrel-Shifter Implemented in Data-Driven Dynamic Logic (D3L). IEEE Transaction on Circuits and Systems I 53(10), 2194–2202 (2006)
4. Frustaci, F., Lanuzza, M., Zicari, P., Perri, S., Corsonello, P.: Designing High Speed Adders in Power-Constrained Environments. IEEE Transaction on Circuits and Systems. II. Express Brief 56(2), 172–176 (2009)
5. Kim, J., Lee, K., Yoo, H.-J.: A 372ps 64-bit Adder using Fast Pull-up Logic in 0.18-um CMOS. In: Proceedings of the 2006 IEEE International Symposium on Circuits and Systems (ISCAS 2006), Island of KOS, Greece, May 21-24, pp. 13–16 (2006)