1. Agerwala T., Cocke J.: High-performance Reduced Instruction Set Processors, IBM Tech. Report (March 1987)
2. Albrich P.: Vertikale Verlagerung: Kriterien, Voraussetzungen, Entwurf, in Giloi W.K.(ed.): Firmware Engineering, Informatik-Fachberichte 31, Springer-Verlag 1980
3. Breternitz E.C.E., Nicolau A.: Tradeoffs Between Pipelining and Multiple Functional Units in Fine Grain Parallelism Exploitation, Proc. Super computing’ 89, Internat. Supercomputing Inst.Inc, St Petersburg, FL 1989
4. Borill P.L.: 32-bit buses—An objective comparison, Proc. Buscon 1986 West, 138–145
5. Bruening U.: High Performance Processor Architecture, Internal Tech. Report, GMD-TUB FIRST 1992