Author:
Xu TaiLong,Xu Chao,Zheng ChangYong,Wang LiLi,Meng Jian,Ke DaoMing,Chen JunNing
Publisher
Springer Berlin Heidelberg
Reference9 articles.
1. Dehng, G.-K., Lin, J.-W., Liu, S.-I.: A fast-lock mixed-mode DLL using a 2-b SAR algorithm. IEEE J. Solid-State Circuits 36(10), 1464–1471 (2001)
2. Okajima, Y., Taguchi, M., Yanagawa, M., er al.: Digital delay-locked loop and design technique for high-speed synchronous interface. IEICE Trans. Electron. E79-C(6), 798–807 (1996)
3. Dehng, G.-K., Hsu, J.-M., Yang, C.-Y., et al. : Clock-deskew buffer using a SAR-controlled delay-locked loop. IEEE J. Solid-State Circuits 35(8) (August 2000)
4. Yang, R.-J., Liu, S.-I.: A 40-550MHz harmonic-free all-digital delay-locked loop using a variable SAR algorithm. IEEE J. Solid-State Circuits 42(2) (February 2007)
5. Wang, J.-S., Wang, Y.-M., Cheng, C.-Y., et al.: An improved SAR controller for DLL applications. In: ISCAS, pp. 3898–3901 (2006)