Author:
Javid Farakh,Youssef Stéphanie,Iskander Ramy,Louërat Marie-Minerve
Publisher
Springer Berlin Heidelberg
Reference31 articles.
1. Binkley, D.: Tradeoffs and Optimization in Analog CMOS Design. Wiley (2008)
2. Binkley, D.M., Hopper, C.E., Tucker, S.D., Moss, B.C., Rochelle, J.M., Foty, D.P.: A CAD methodology for optimizing transistor current and sizing in analog CMOS design. IEEE Trans. Comput. Aid. Des. 22(2), 225–237 (2003)
3. Chamla, D., Kaiser, A., Cathelin, A., Belot, D.: A G m − C low-pass filter for zero-IF mobile applications with very wide tuning range. IEEE J. of Solid-State Circuits 40(7), 1443–1450 (2005)
4. Co, N.L., Vianello, M., Guilherme, J., Horta, N.: LAYGEN-Automatic Layout Generation of Analog ICs from Hierarchical Template Descriptions. In: Conference on Ph.D. Research in Microelectronics and Electronics, pp. 213–216 (2006)
5. Degrauwe, M., Nys, O., Dijkstra, E., Rijmenants, L., Bitz, S., Goffart, B., Vittoz, E., Cserveny, S., Meixenberger, C., van der Stappen, G., Oguey, H.: IDAC: An Interactive Design Tool for Analog CMOS Circuits. IEEE Journal of Solid-State Circuits 22(6), 1106–1116 (1987)