1. Lecture Notes in Computer Science;J.-S. Coron,2008
2. National Institute of Standards and Technology (NIST), FIPS PUB 197: the official AES standard,
http://www.csrc.nist.gov/publications/fips/fips197/fips-197.pdf
3. Tiri, K., Verbauwhede, I.: A Logic Level Design Methodology for a Secure DPA Resistant ASIC or FPGA Implementation. In: Proceedings of the Conference on Design, Automation and Test in Europe, DATE 2004, pp. 246–251. IEEE Computer Society, Los Alamitos (2004)
4. Suzuki, D., Saeki, M., Ichikawa, T.: Random Switching Logic: A Countermeasure against DPA Based on Transition Probability. Cryptology ePrint Archive (2004)
5. Lecture Notes in Computer Science;L. Batina,2005