1. [LWK09] Limansyah, I., Wolf, J., Klumpp, A., Zoschke, K., Wieland, R., Klein, M., Oppermann, H., Nebrich, L., Heinig, A., Pechlaner, A., Reichl, H., Weber, W.: 3D image sensor SiP with TSV silicon interposer. In: Electronic Components and Technology Conference, 59, San Diego, S. 1430–1436 (2009)
2. [RKJ09] Rühlicke, T., Knöchel, U., Janssen, G., Munteanu, I., Jaklic, J., Golberg, H.-J.: Dionysys – Entwurfsmethoden für hochfrequente Systems-in Package (SiP); Newsletter edacentrum, Nr. 2, S. 5–11 (2009)
3. [Sab11] Saban, K.: Xilinx stacked silicon interconnect technology delivers breakthrough FPGA capacity, bandwidth, and power efficiency. White Paper Xilinx. http://www.xilinx.com/support/documentation/white_papers/wp380_Stacked_Silicon_Interconnect_Technology.pdf (2011)
4. [Tum06] Tummala, R.R.: Moore’s law meets its match. IEEE Spectrum. S. 44–49 (2006)
5. [Tum10] Tummala, R.R., Swaminathan, M.: Introduction to System-on-Package (SOP): Miniaturization of the entire system. McGraw-Hill, New York (2010)