Publisher
Springer Berlin Heidelberg
Reference11 articles.
1. NOXIM,
http://noxim.sourceforge.net/
2. Vassos, S., Noel, E., Hangsheng, W., Bin, L., Li-Shiuan, P.: Polaris: A System-Level Roadmapping Toolchain for On-Chip Interconnection Networks. IEEE Trans. VLSI Syst. 15(8), 855–868 (2007)
3. Csar, A.M., Jos, C.S.P., Ney, L.V.C., Fernando, G.M., Altamiro, A.S., Ricardo, R.: Modeling the Traffic Effect for the Application Cores Mapping Problem onto NoCs. In: VLSI-SoC, pp. 179–194 (2005)
4. Bahn, J.H., Lee, S.E., Yang, Y.S., Yang, J.S., Bagherzadeh, N.: On Design and Application Mapping of A Network-on-Chip (NoC) Architecture. Parallel Processing Letters (PPL) 18(2), 239–255 (2008)
5. Lee, S.E., Bahn, J.H., Bagherzadeh, N.: Design of a Feasible On-Chip Interconnection Network for a Chip Multiprocessor (CMP). In: International Symposium on Computer Architecture and High Performance Computing (SBAC-PAD 2007), pp. 211–218 (October 2007)