1. Äbadir, M.S.; Breuer, M.A.: A knowledge-based system for designing testable chips, IEEE Design & Test of Computers, August 1985, S. 56–68
2. Dept. of Computational Science, Research Report;MS Äbadir,1981
3. Agarwal, V.K.; Fung, A.S.F.: Multiple fault testing of large circuits by single fault test sets, IEEE Trans. CAS., Vol. CAS-28, No. 11 (Nov. 81), S. 1059–1069
4. Akers, S.B.: Binary decision diagrams, IEEE Trans. C., Vol C-27, No. 6 (June 1978), S. 509–516
5. Amar, V.; Condulmari, N.: Diagnosis of large combinational nets, IEEE Trans. EC, Vol. EC-16, 1967, S. 675–680