RAPID-FeinSPN: A Rapid Prototyping Framework for Feistel and SPN-Based Block Ciphers-Reference-Cited by-同舟云学术

RAPID-FeinSPN: A Rapid Prototyping Framework for Feistel and SPN-Based Block Ciphers

Published:2013 Issue: Volume: Page:169-190
ISSN:0302-9743
Container-title:Information Systems Security
language:
Short-container-title:

Author:

Khalid Ayesha,Hassan Muhammad,Chattopadhyay Anupam,Paul Goutam

Publisher

Springer Berlin Heidelberg

Link

http://link.springer.com/content/pdf/10.1007/978-3-642-45204-8_13

Reference66 articles.

1. Tillich, S.: Instruction Set Extensions for Support of Cryptography on Embedded Systems. PhD thesis, Graz University of Technology, Austria (2008), https://online.tugraz.at/tug_online/voe_main2.getvolltext?pCurrPk=39243

2. Constantin, J., Burg, A., Gürkaynak, F.: Investigating the potential of custom instruction set extensions for SHA-3 candidates on a 16-bit microcontroller architecture. Cryptology ePrint Archive, Report 2012/050 (2012), http://eprint.iacr.org/2012/050

3. Guo, X., Srivastav, M., Huang, S., Ganta, D., Henry, M.B., Nazhandali, L., Schaumont, P.: ASIC implementations of five SHA-3 finalists. In: IEEE DATE 2012, pp. 1006–1011 (2012)

4. Tensilica (now part of Cadence), http://tensilica.com

5. Synopsys DesignWare ARC Configurable Cores, http://www.synopsys.com .

Cited by 5 articles. 订阅此论文施引文献订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献

1. High Level Synthesis for Symmetric Key Cryptography;Domain Specific High-Level Synthesis for Cryptographic Workloads;2019

2. Introduction;Domain Specific High-Level Synthesis for Cryptographic Workloads;2019

3. RunStream;ACM Transactions on Embedded Computing Systems;2016-07-21

4. RunFein: a rapid prototyping framework for Feistel and SPN-based block ciphers;Journal of Cryptographic Engineering;2016-02-20

5. Efficient Hardware Accelerator for AEGIS-128 Authenticated Encryption;Information Security and Cryptology;2015