1. Tillich, S.: Instruction Set Extensions for Support of Cryptography on Embedded Systems. PhD thesis, Graz University of Technology, Austria (2008),
https://online.tugraz.at/tug_online/voe_main2.getvolltext?pCurrPk=39243
2. Constantin, J., Burg, A., Gürkaynak, F.: Investigating the potential of custom instruction set extensions for SHA-3 candidates on a 16-bit microcontroller architecture. Cryptology ePrint Archive, Report 2012/050 (2012),
http://eprint.iacr.org/2012/050
3. Guo, X., Srivastav, M., Huang, S., Ganta, D., Henry, M.B., Nazhandali, L., Schaumont, P.: ASIC implementations of five SHA-3 finalists. In: IEEE DATE 2012, pp. 1006–1011 (2012)
4. Tensilica (now part of Cadence),
http://tensilica.com
5. Synopsys DesignWare ARC Configurable Cores,
http://www.synopsys.com
.