Author:
Walton A. J.,Ward D.,Robertson J. M.,Holwill R. J.
Publisher
Springer Berlin Heidelberg
Reference7 articles.
1. W.C. Schnicder, “Testing the Mann Type 4800DSW Wafer Stepper”, SPIE Developments in Semiconductor Microlithography IV, vol 174, 1979, pp 6–14.
2. D.S. Perloff, “A Four-Point Electrical Measurement Technique for Characterizing Mask Superposition Errors on Semiconductor Wafers”, IEEE J Solid-State Circuits, vol sc-13, no 4, Aug 1978, pp 436–444.
3. C.M. Cork, “Off-line Photolithographic Parameter Extraction using Electrical Test structures”, Proc ICMTS, Edinburgh, 13–14th March 1989, pp 7–14.
4. B.M.M Henderson, A.M. Gundlach, A.J. Walton, “Integrated Test Structure Which uses a Vernier to Electrically Measure Mask Misalignment”, Electronics Letters, vol 19, no 21, 13th Oct 1983, pp 868–869.
5. A.J. Walton, W.R. Gammie, R.J. Holwill, B.M.M. Henderson, “Digital Measurement of Polysilicon to Diffusion Misalignment for a Silicon gate MOS process”, Electronics Letters, vol 20, no 23, 8th Nov 1984, pp 951–952.