1. Alkassar, E., Böhm, P., Knapp, S.: Formal correctness of an automotive bus controller implementation at gate-level. In: Kleinjohann, B., Kleinjohann, L., Wolf, W. (eds.) 6th IFIP Working Conference on Distributed and Parallel Embedded Systems (DIPES 2008), International Federation for Information Processing, vol. 271, pp. 57–67. Springer, Heidelberg (2008)
2. Alur, R., Dill, D.L.: A theory of timed automata. Theo. Comp. Sci. 126(2) (1994)
3. Lecture Notes in Computer Science;G. Behrmann,2004
4. Beyer, S., Böhm, P., Gerke, M., Hillebrand, M., Rieden, T.I.d., Knapp, S., Leinenbach, D., Paul, W.J.: Towards the formal verification of lower system layers in automotive systems. In: ICCD ’05: Proceedings of the 2005 International Conference on Computer Design, pp. 317–326. IEEE Computer Society, Los Alamitos (2005)
5. Bozga, M., Jianmin, H., Maler, O., Yovine, S.: Verification of asynchronous circuits using timed automata. Electr. Notes Theor. Comput. Sci. 65(6) (2002)