Author:
Didona Diego,Felber Pascal,Harmanci Derin,Romano Paolo,Schenker Jörg
Publisher
Springer Berlin Heidelberg
Reference28 articles.
1. Herlihy, M., Moss, J.E.B.: Transactional memory: Architectural support for lock-free data structures. In: Proc. of ISCA (1993)
2. Harris, T., Larus, J.R., Rajwar, R.: Transactional Memory, 2nd edn. Synthesis Lectures on Computer Architecture. Morgan & Claypool Publisher (2010)
3. Lecture Notes in Computer Science;N. Reimer,1996
4. Heiss, H.U., Wagner, R.: Adaptive load control in transaction processing systems. In: Proc. of VLDB (1991)
5. Schroeder, B., Harchol-Balter, M., Iyengar, A., Nahum, E., Wierman, A.: How to determine a good multi-programming level for external scheduling. In: Proc. of ICDE (2006)
Cited by
18 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献
1. Smart resource allocation of concurrent execution of parallel applications;Concurrency and Computation: Practice and Experience;2021-09-08
2. An autonomic-computing approach on mapping threads to multi-cores for software transactional memory;Concurrency and Computation: Practice and Experience;2018-05-27
3. ProteusTM;ACM SIGARCH Computer Architecture News;2016-07-29
4. RUBIC;Proceedings of the 28th ACM Symposium on Parallelism in Algorithms and Architectures;2016-07-11
5. ProteusTM;ACM SIGPLAN Notices;2016-06-09