Author:
Bekiaris Dimitris,Papanikolaou Antonis,Papameletis Christos,Soudris Dimitrios,Economakos George,Pekmestzi Kiamal
Publisher
Springer Berlin Heidelberg
Reference15 articles.
1. ITRS 2005 public reports (2005), http://public.itrs.net
2. Chen, F., et al.: Critical low-k reliability issues for advanced CMOS technologies. In: Proc. of the 2009 IRPS Symposium, Montreal, Canada, May 26-30, pp. 464–475 (2009)
3. Nitta, S., et al.: Copper BEOL interconnects for silicon CMOS logic technology. In: Davis, J.A., Meindl, J.D. (eds.) Interconnect Technology and Design for Gigascale Integration. Springer, Heidelberg (2003)
4. Gonella, R.: Key reliability issues for copper integration in damascene architecture. Journal of Microelectronic Engineering 55(1-4), 245–255 (2001)
5. Tan, T.L., Gan, C.L., Du, A.Y., Cheng, C.K., Gambino, J.P.: Dielectric degradation mechanism for copper interconnects capped with CoWP. Applied Physics, Letter. 92, 201916 (2008)
Cited by
1 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献