1. Best, R.: Design and Applications, Design, Simulation, and Applications. McGraw-Hill, New York (February 2000)
2. Chung, C.C., Lee, C.Y.: An all-digital phase-locked loop for high-speed clock generation. IEEE Journal of Solid-State Circuits 38(2), 679–682 (2003)
3. Herzel, F., Osmany, S.A., Hu, K., Schmalz, K., Jagdhold, U., Scheytt, J.C., Schrape, O., Winkler, W., Follmann, R., Kohl, D.K.T., Kersten, O., Podrebersek, T., Heyer, H.V., Winkler, F.: An integrated 8-12 ghz fractional-n frequency synthesizer in sige bicmos for satellite communications. In: Analog Integrated Circuits and Signal Processing (January 2010)
4. Li, S., Ismail, M.: A 7 ghz 1.5-v dual-modulus prescaler in 0.18 μm copper-cmos technology. Analog Integrated Circuits and Signal Processing 32, 89–95 (2002)
5. Moorthi, S., Meganathan, D., Janarthanan, D., Kumar, P.P., Perinbam, J.R.P.: Low jitter adpll based clock generator for high speed soc applications. In: Proceedings of World Academy of Science, Engineering and Technology, vol. 32 (August 2008)