An integrated 8-12 GHz fractional-N frequency synthesizer in SiGe BiCMOS for satellite communications-Reference-Cited by-同舟云学术

An integrated 8-12 GHz fractional-N frequency synthesizer in SiGe BiCMOS for satellite communications

Published:2010-01-29 Issue:1 Volume:65 Page:21-32
ISSN:0925-1030
Container-title:Analog Integrated Circuits and Signal Processing
language:en
Short-container-title:Analog Integr Circ Sig Process

Author:

Herzel Frank,Osmany Sabbir A.,Hu Kai,Schmalz Klaus,Jagdhold Ulrich,Scheytt J. Christoph,Schrape Oliver,Winkler Wolfgang,Follmann Rüdiger,Köther Dietmar,Kohl Thorsten,Kersten Olaf,Podrebersek Thomas,Heyer Heinz-Volker,Winkler Frank

Publisher

Springer Science and Business Media LLC

Subject

Surfaces, Coatings and Films,Hardware and Architecture,Signal Processing

Link

http://link.springer.com/content/pdf/10.1007/s10470-010-9454-z.pdf

Reference38 articles.

1. Vaucher, C.S., Apeldoorn, O., Apostolidou, M., Dekkers, J., Farrugia, A., Gul, H., Kramer, N., & Praamsma, L. (2005). Silicon-germanium ICs for satellite microwave front-ends. In Proceedings of the IEEE bipolar/BiCMOS circuits and technology meeting (BCTM 2005), Santa Barbara, USA, pp. 196–203.

2. Follmann, R., Köther, D., Kohl, T., Engels, M., Podrebersek, T., Heyer, V., Schmalz, K., Herzel, F., Winkler, W., Osmany, S., & Jagdhold, U. (2008). A single SiGe chip fractional-N 275 MHz...20 GHz PLL with integrated 20 GHz VCO. In IEEE MTT-S international microwave symposium, Atlanta, pp. 355–358.

3. Reynolds, S. K., Floyd, B. A., Pfeiffer, U. R., Beukema, T., Grzyb, J., Haymes, C., Gaucher, B., & Soyuer, M. (2006). A silicon 60-GHz receiver and transmitter chipset for broadband communications. IEEE Journal of Solid-State Circuits, 41(12), 2820–2831.

4. Osmany, S. A., Herzel, F., Scheytt, J. C., Schmalz, K., & Winkler, W. (2007). An integrated 19-GHz low-phase-noise frequency synthesizer in SiGe BiCMOS technology. In Proceedings of the 2007 IEEE compound semiconductor IC symposium (CSIC 2007), Portland, USA, pp. 191–194.

5. Herzel, F., Glisic, S., Osmany, S. A., Scheytt, J. C., Schmalz, K., Winkler, W., & Engels, M. (2008). A fully integrated 48-GHz low-noise PLL with a constant loop bandwidth. In Proceedings of the 2008 topical meeting on silicon monolithic integrated circuits in RF circuits (SiRFIC 2008), Orlando, USA, pp. 82–85.

Cited by 4 articles. 订阅此论文施引文献订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献

1. Efficient techniques of fractional-N PLL for pervasive wireless applications;International Journal of Pervasive Computing and Communications;2022-01-05

2. Analysis and minimization of substrate spurs in fractional-N frequency synthesizers;Analog Integrated Circuits and Signal Processing;2012-12-11

3. An integrated 10 GHz low-noise phase-locked loop with improved PVT tolerance;Analog Integrated Circuits and Signal Processing;2011-03-20

4. An All-Digital Phase-Locked Loop with High Resolution for Local On-Chip Clock Synthesis;Integrated Circuit and System Design. Power and Timing Modeling, Optimization, and Simulation;2011