Publisher
Springer Science and Business Media LLC
Subject
Electrical and Electronic Engineering,Computer Science Applications
Reference30 articles.
1. Chandrasekaran, G., Periyasamy, S., & Rajamanickam, K. P. (2019). Minimization of test time in system on chip using artificial intelligence-based test scheduling techniques. Neural Computing and Applications,1–10
2. Wu, C., Fang, J., & Li, Q. (2019). Multi-material topology optimization for thermal buckling criteria. Computer Methods in Applied Mechanics and Engineering, 346, 1136–1155
3. Sivasubramanian, K., & Jayanthi, K. B. (2015). Music-inspired harmony search algorithm for fixed outline non-slicing VLSI floorplanning. World Academy of Science, Engineering and Technology, International Journal of Electrical, Computer, Energetic, Electronic and Communication Engineering, 9(6), 512–519
4. Gwee, B. H., & Lim, M. H. (1999). A GA with heuristic-based decoder for IC floorplanning. Integration, 28(2), 157–172
5. Shaik Karimullah, & D. Vishnu Vardhan (2022). Pin density technique for congestion estimation and reduction of optimized design during placement and routing. Applied Nanoscience.
Cited by
6 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献