Publisher
Springer Science and Business Media LLC
Subject
Electrical and Electronic Engineering,Computer Science Applications
Reference26 articles.
1. Sachdeva, A., & Tomar, V. K. (2021). A Multi-bit error upset immune 12T SRAM cell for 5G satellite communications. Wireless Personal Communications, 120, 2201–2225.
2. K.-S. Yeo, W.-L. Goh, Z.-H. Kong, Q-X. Zhang and W.-G. Yeo, (2002) High-performance low-power current sense amplifier using a cross-coupled current-mirror Configuration, IEEE Proceedings - Circuits, Devices and System 149(516): 308–314.
3. Seng, Y. K. (1998). New current conveyor for high-speed low-power current sensing. IEEE Proceedings of Devices and Systems, 145(2), 85.
4. Witch, B., Nirschil, T., & Landsiedel, D. S. (2000). (2000) Yield and speed optimization of a latch-type voltage sense amplifier. IEEE Journal of Solid-State Circuit, 39(7), 1148–1158.
5. Singh, R., & Baht, N. (2004). An offset compensation technique for latch type sense amplifiers in high-speed low-power SRAMs. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 12(6), 652–657.
Cited by
2 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献