Publisher
Springer Science and Business Media LLC
Subject
Electrical and Electronic Engineering,Computer Science Applications
Reference15 articles.
1. Baruah, R. K., & Paily, R. P. (2015). The effect of high-k gate dielectrics on device and circuit performances of a junctionless transistor. Journal of Computational Electronics, 14(2), 492–499.
2. Barraud, S., Lapras, V., Previtali B., Samson MP., Lacord J., Martinie S., & Ernst, T. (2017). Performance and design considerations for gate-all-around stacked-NanoWires FETs. In 2017 IEEE international electron devices meeting (IEDM).
3. Young et al., C.D. (2011). Critical discussion on (100) and (110) orientation dependent transport: nMOS Planar and FinFET. In 2011 symposium on VLSI technology digest of technical papers.
4. Entner, R., Gehring, A., Grasser, T., & Selberherr, S. (2004). A comparison of quantum correction models for the three-dimensional simulation of FinFET structures. In 27th international spring seminar on electronics technology: Meeting the challenges of electronics technology progress.
5. Jeong, E.-Y., et al. (2015). Investigation of RC parasitics considering Middle-of-the-Line in Si-Bulk FinFETs for Sub-14-nm node logic applications. IEEE Transactions on Electron Devices, 62(10), 3441.
Cited by
3 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献