1. Al-Assadi, W., & Kakarla, S. (2009). Design for test of asynchronous NULL convention logic (NCL) circuits. Journal of Electronic Testing,
25(1), 117–126.
2. Allam, M., & Elmasry, M. (2001). Dynamic current mode logic (DyCML): A new low-power high-performance logic style. IEEE Journal of Solid-State Circuits,
36(3), 550–558.
3. Bucci, M., Giancane, L., Luzzi, R., & Trifiletti, A. (2006). Three-phase dual-rail pre-charge logic. In Cryptographic hardware and embedded system CHES 2006 (Vol. 4249, pp. 232–241). Yokohama, Japan: International Association for Cryptologic Research.
4. Datta, D., Mitra, P., & Sen, A. (2013). Low power configuration logic block design using asynchronous static. International Journal of Soft Computing and Engineering,
3(1), 260–263.
5. Dugganapally, I., Al-Assadi, W., Tammina, T., & Smith, S. (2008). Design and implementation of FPGA configuration logic block using asynchronous static NCL. In Region 5 IEEE conference (pp. 1–6). IEEE.