1. S. B. Akers. Binary decision diagrams. IEEE Transactions on Computers, C-27(6):509–516, June 1978.
2. S. B. Akers. Functional testing with binary decision diagrams. In 9th Int. Symposium on Fault Tolerant Computing, pages 75–82, 1979.
3. P. Banerjee and J.A. Abraham. Generating tests for physical failures in MOS logic circuits. In Proc. IEEE Int. Test Conference, pages 554–559, 1983.
4. C.C. Beh, K.H. Aray, C.E. Radke, and K.E. Torku. Do stuck-at fault models reflect manufacturing defects? In Proc. IEEE Int. Test Conference, pages 35–42, 1982.
5. B. Becker, T. Burch, G. Hotz, D. Kiel, R. Kolla, P. Molitor, H.G. Osthof, G. Pitsch, and U. Sparmann. A graphical system for hierarchical specifications and checkups of VLSI circuits. In Proc. of the 1st European Design Automation Conference (EDAC90), pages 174–179, 1990.