Experimental Analysis of Different Techniques for Bounded Model Checking-Reference-Cited by-同舟云学术

Experimental Analysis of Different Techniques for Bounded Model Checking

Published:2003 Issue: Volume: Page:34-48
ISSN:0302-9743
Container-title:Tools and Algorithms for the Construction and Analysis of Systems
language:
Short-container-title:

Author:

Amla Nina,Kurshan Robert,McMillan Kenneth L.,Medel Ricardo

Publisher

Springer Berlin Heidelberg

Link

http://link.springer.com/content/pdf/10.1007/3-540-36577-X_4

Reference25 articles.

1. P. Bjesse and K. Claessen. SAT-based verification without state space traversal. In FMCAD, 2000.

2. Lect Notes Comput Sci;A. Biere,1999

3. J. R. Burch, E. M. Clarke, K. L. McMillan, D.L. Dill, and J. Hwang. Symbolic model checking: 1020 states and beyond. In LICS, 1990.

4. A. Biere, E. Clarke, R. Raimi, and Y. Zhu. Verifying safety properties of a PowerPC microprocessor using symbolic model checking without BDDs. In CAV, 1999.

5. R. Brayton, G. Hachtel, A. Sangiovanni-Vincentelli, F. Somenzi, A. Aziz, S. Cheng, S. Edwards, S. Khatri, Y. Kukimoto, A. Pardo, S. Qadeer, R. Ranjan, S. Sarwary, T. Shiple, G. Swamy, and T. Villa. VIS. In FMCAD, 1996.

Cited by 16 articles. 订阅此论文施引文献订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献

1. Efficient Verification of Timing-Related Network Functions in High-Speed Hardware;IEEE INFOCOM 2023 - IEEE Conference on Computer Communications;2023-05-17

2. A Bounded Model Checking Technique for Higher-Order Programs;Dependable Software Engineering. Theories, Tools, and Applications;2019

3. Formal Verification for Security in IoT Devices;Internet of Things;2018-12-14

4. Test Generation Using Design and Property Decompositions;System-Level Validation;2012-09-25

5. Selection of formal verification heuristics for parallel execution;International Journal on Software Tools for Technology Transfer;2011-06-03