Author:
Chen Mingsong,Qin Xiaoke,Koo Heon-Mo,Mishra Prabhat
Reference36 articles.
1. Campenhout D, Mudge T, Hayes J (1999) High-level test generation for design verification of pipelined microprocessors. In: Proceedings of design automation conference (DAC), pp 185–188
2. Ho R, Yang C, Horowitz M, Dill D (1995) Architecture validation for processors. In: Proceedings of international symposium on computer architecture (ISCA), pp 404–413
3. Iwashita H, Kowatari S, Nakata T, Hirose F (1994) Automatic test program generation for pipelined processors. In: Proceedings of international conference on computer-aided design (ICCAD), pp 580–583
4. Kohno K, Matsumoto N (2001) A new verification methodology for complex pipeline behavior. In: Proceedings of design automation conference (DAC), pp 816–821
5. Utamaphethai N, Blanton R, Shen J (2000) Effectiveness of microarchitecture test program generation. IEEE Design Test 17(4):38–49