Author:
Rao Ravishankar,Oskin Mark H.,Chong Frederic T.
Publisher
Springer Berlin Heidelberg
Reference16 articles.
1. D. Burger and T. Austin. The SimpleScalar tool set, v2.0. Comp Arch News, 25(3), June 1997. 623
2. R. I. Bahar, T. Kelliher, and M. Irwin. Power and performance tradeo ffs using various caching strategies. In Proceedings of the International Symposium on Low-Power Electronics and Design, 1998. 621
3. D. Brooks and M. Martonosi. Dynamically exploiting narrow width operands to improve processor power and performance. In Proceedings of the 5th International Symposium on High-Pwerformance Computer Architecture, January 1999. 621
4. David Brooks, Vivek Tiwari, and Margaret Martonosi. Wattch: A framework for architectural-level power analysis and optimizations. In Proceedings of the 27th Annual International Symposium on Computer Architecture, pages 83–94, Vancouver, British Columbia, June 12–14, 2000. IEEE Computer Society and ACM SIGARCH. 620, 621
5. G. Cai and C.H. Lim. Architectural level power/performance optimization and dynamic power estimation. Cool Chips Tutorial colocated with MICRO32, November 1999. 621
Cited by
1 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献