Publisher
Springer Science and Business Media LLC
Subject
Materials Chemistry,Electrical and Electronic Engineering,Condensed Matter Physics,Electronic, Optical and Magnetic Materials
Reference22 articles.
1. N. Mendiratta and S.L. Tripathi, A review on performance comparison of advanced MOSFET structures below 45 nm technology node. J. Semicond. (2020). https://doi.org/10.1088/1674-4926/41/6/061401.
2. B. Yu, H. Lu, M. Liu, and Y. Taur, Explicit continuous model for double gate and surrounding gate MOSFET. IEEE Trans. Electron Device 54(10), 2715 (2007). https://doi.org/10.1109/TED.2007.904410.
3. P. Kumar, D. Joy, and B.K. Jeblin, Nanoscale tri-gate MOSFET for Ultra low power applications using high-k dielectrics, Nanoelectronics, in 2013, INEC 2013, 5th IEEE International Conference on 2e412–19. (2013).
4. D. Jimenez, J.J. Saenz, B. Iniguez, J. Sune, L.F. Marsal, and J. Pallares, Modeling of nanoscale gate-all-around MOSFETs. IEEE Electron Device Lett. 25(5), 314 (2004). https://doi.org/10.1109/LED.2004.826526.
5. K.H. Yeo, S.D. Suk, M. Li, Y. Yeoh, K.H. Cho, K.-H. Hong, S. Yun, M.S. Lee, N. Cho, K. Lee, D. Hwang, B. Park, D.W. Kim, D. Park, and B.-I. Ryu, Gate-All-Around (GAA) Twin Silicon Nanowire MOSFET (TSNWFET) with 15 nm Length Gate and 4 nm Radius Nanowires. International Electron Devices Meeting https://doi.org/10.1109/IEDM.2006.346838. (2006), pp. 1–4.