Author:
Simon-Najasek M.,Naumann F.,Huebner S.,Lejoyeux M.,Altmann F.,Lindner A.
Abstract
AbstractThis paper presents a root cause analysis case study of defective Hall effect sensor devices. The study identified a complex failure mode caused by chip–package interaction, which has a similar signature to discharging defects such as ESDFOS (electrostatic discharge from outside to surface). However, the study revealed that the defect was induced by local mechanical force applied to IC structures due to the presence of large irregular shaped filler particles within the mold compound. Extensive failure analysis work was conducted to identify the failure mode, including the development of a new backside analysis strategy to preserve the mold compound during IC defect localization and screening. A combination of different failure analysis techniques was used, including CMP delayering, PFIB trenching, SEM PVC imaging and large area FIB cross-sectioning. The study found that the mold compound of the package caused thermo-mechanical strain onto the silica filler particle due to epoxy shrinkage during the molding process. Additionally, extra-large, irregularly shaped filler particles (called twin particles), located on top of the chip surface, can cause locally high compression stresses onto the IC layers, initiating cracks in the isolation layers under certain conditions forming a leakage path over the time. Thermo-mechanical finite element analysis was applied to verify the mechanical load condition for these large irregular shaped filler particles. As a result, an additional polyimide layer was introduced onto the IC to mitigate the mechanical stress of mold compound particles to avoid this failure mode.
Funder
Fraunhofer-Institut für Mikrostruktur von Werkstoffen und Systemen IMWS
Publisher
Springer Science and Business Media LLC
Reference5 articles.
1. P. Jacob, W. Rothkirch, Unusual Defects, Generated by Wafer Sawing: Diagnosis, Mechanisms and How to Distinguish from Related Failures. J. Microelectron. Reliab. 48(8–9), 1253–1257 (2008)
2. P. Jacob, Surface ESD (ESDFOS) in Assembly Fab Machineries as a Functional and Reliability Risk—Failure Analysis, Tool Diagnosis and Onsite-Remedies. J. Microelectron. Reliab. 48(8–9), 1608–1612 (2008)
3. P. Jacob, G. Nicoletti, “Manufacturing-robotic-induced "mechanical" damages on semiconductor dies: mechanics, electrostatics or what else?”, 12th International Symposium on Physical & Failure Analysis of Integrated Circuits, Singapore, July 2005.
4. A. Mavinkurve, et al., “Assembly—Chip Interactions leading to PPM-level Failures in Microelectronic Packages”, EMPC - European Microelectronics and Packaging Conference, Rimini, Italy, September 2009
5. W.D. van Driel, et al., “Virtual Prototyping for PPM-level Failures in Microelectronic Packages”, EuroSimE, Delft, Netherlands, April 2009