Integrated Circuit Defect-Sensitivity: Theory and Computational Models
Author:
Gyvez José Pineda
Cited by
3 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献
1. Test and Testable Design;Architecture Design and Validation Methods;2000
2. Confidence analysis for defect-level estimation of VLSI random testing;ACM Transactions on Design Automation of Electronic Systems;1998-07
3. ℰℱect olerant layout synthesis;International Journal of Electronics;1994-06