Author:
Sutaria Ketul B.,Velamala Jyothi B.,Ravi Venkatesa,Wirth Gilson,Sato Takashi,Cao Yu
Reference60 articles.
1. C. Constantinescu, “Trends and challenges in vlsi circuit reliability”, IEEE Computer Society, pages 14–19, 2003.
2. Semiconductor Industry Associate, International Technology Roadmap for Semiconductors, 2010. (Available at http://public.itrs.net ).
3. D. K. Schroder and J. A. Babcock, “Negative bias temperature instability: Road to cross in deep submicron silicon semiconductor manufacturing,” Journal of Applied Physics, vol. 94, no. 1, pp. 1–18, 2003.
4. A. R. Brown, V. Huard and A. Asenov, “Statistical simulation of progressive NBTI degradation in a 45-nm technology pMOSFET,” IEEE Transactions on Electron Devices, vol. 57, no. 9, pp. 2320–2323, Sept. 2010.
5. T. Austin, V. Bertacco, S. Mahlke, Y. Cao, “Reliable systems on unreliable fabrics,” IEEE Design & Test of Computers, vol. 25, no. 4, pp. 322–332, July/August 2008.
Cited by
2 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献
1. Compact Modeling of BTI for Circuit Reliability Analysis;Circuit Design for Reliability;2014-10-16
2. Statistical Distribution of Defect Parameters;Bias Temperature Instability for Devices and Circuits;2013-09-10