Author:
Lavagno Luciano,Nowick Steven M.
Reference61 articles.
1. R.M. Badia and J. Cortadella, “High-Level synthesis of asynchronous systems: Scheduling and process synchronization,” in Proceedings of the European Design Automation Conference (EURO-DAC), pp. 70–74, IEEE Computer Society Press, Feb. 1993.
2. [2] P. Beerel, CAD Tools for the Synthesis, Verification, and Testability of Robust Asynchronous Circuits. PhD thesis, Stanford University, 1994.
3. P.A. Beerel and T. H.-Y. Meng, “Testability of asynchronous self-timed control circuits with delay assumptions,” in Proceedings of the IEEE Design Automation Conference, pp. 446–451, IEEE Computer Society Press, June 1991.
4. P. A. Beerel, K. Y. Yun, and W. C. Chou, “Optimizing average-case delay in technology mapping of burst-mode circuits,” in Proc. IEEE Int. Symp. on Advanced Research in Asynchronous Circuits and Systems, pp. 244–259, IEEE Computer Society Press, Mar. 1996.
5. J. Beister, “A unified approach to combinational hazards,” IEEE Trans. Computers, vol. C-23, no. 6, 1974.
Cited by
1 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献
1. Information Redundancy;Fault-Tolerant Design;2013