1. Wilkes, M. The memory gap and the future of high performance memories, ACM Computer Architecture News, vol. 29, March 2001, pp. 2–7.
2. Weste, N. and Harris, D. CMOS VLSI Design: A Circuits and Systems Perspective, Addison-Wesley, 2005.
3. Rabaey, J.; Chandrakasan A.; Nikolic B.; Digital Integrated Circuits (2nd Edition), Jan 2003.
4. J. Bhavnagarwala et al. The impact of intrinsic device fluctuations on CMOS SRAM cell stability, IEEE J. Solid-State Circuits, volume 36, April 2001, pp. 658–665.
5. R. Kapre, K. Shakeri, H. Puchner, J. Tandigan, T. Nigam, K. Jang, M. V. R. Reddy, S. Lakshminarayanan, D. Sajoto, and M. Whately, SRAM Variability and Supply Voltage Scaling Challenges. IEEE, 2007, pp. 782–787.