Reference38 articles.
1. W. Zhao, Y. Cao, “New generation of predictive technology model for sub-45 nm early design exploration,” IEEE Transactions on Electron Devices, vol. 53, no. 11, pp. 2816–2823, Nov. 2006. (Available at http://ptm.asu.edu ).
2. L. Chang, et al., “Extremely scaled silicon nano-CMOS devices,” Proceedings of the IEEE, vol. 91, no. 11, pp. 1860–1873, Nov. 2003.
3. N. Mohta and S. E. Thompson, “Mobility enhancement: The next vector to extend Moore’s law,” IEEE Circuits and Devices Magazine, vol. 21, no. 5, pp. 18–23, Sept./Oct., 2005.
4. X. Huang, W.C. Lee, C. Kuo, D. Hisamoto, L. Chang, J. Kedzierski., “Sub-50 nm FinFET: PFET,” in Proc. IEEE International Electron Devices Meeting, pp. 679–682, Dec. 2003.
5. C.-C. Wang, W. Zhao, F. Liu, M. Chen, Y. Cao, “Predictive modeling of layout-dependent stress effect in scaled CMOS design,” International Conference on Computer Aided Design, pp. 513–520, 2009.
Cited by
2 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献
1. Efficiency Analysis of Cylindrical CNT MOSFET;2023 International Conference on Advances in Electronics, Communication, Computing and Intelligent Information Systems (ICAECIS);2023-04-19
2. A vedic mathematics based processor core for discrete wavelet transform using FinFET and CNTFET technology for biomedical signal processing;Microprocessors and Microsystems;2019-11