1. A. Jerraya, W.Wolf, Multiprocessor Systems-on-Chips. (Morgan Kaufmann Publishers, San Francisco, CA 94111, 2004)
2. W. Wolf, A.A. Jerraya, G. Martin, Multiprocessor System-on-Chip (MPSoC) technology. IEEE Trans. Comput-Aided Des. Integr. Circuits Syst. 27(10), 1701–1713 (2008)
3. ITWG, International Technology Roadmap for Semiconductors: System Drivers. (Semiconductor Industry Association, 2011) [online].
http://www.itrs.net/Links/2011ITRS/2011Chapters/2011SysDrivers.pdf
4. R. Mehra, L.M. Guerra, J.M. Rabaey, A partitioning scheme for optimizing interconnect power. IEEE J. Solid-State Circ. 32(3), 433–443 (1997)
5. P. H. Wu, T. Y. Ho, Thermal-aware bus-driven floorplanning, in Proceedings of International Symposium on Low Power Electronics and Design (ISLPED), (2011), pp. 205–210