Author:
Sakallah Karem A.,Walker Duncan M.,Nassif Sani R.
Reference103 articles.
1. V. D. Agrawal, “Synchronous Path Analysis in MOS Circuit Simulator,” DAC, pp. 629–635, 1982.
2. J. Benkoski et al, “Timing Verification Using Statically Sensitizable Paths,” IEEE Trans. CAD, vol. 9, no. 10, pp. 1073–1084, 1990.
3. D. Brand, “Redundancy and Don’t Cares in Logic Synthesis,” IEEE Trans. Computers, vol. C-32, pp. 947–952, 1983.
4. D. Brand and V. Iyengar, “Timing Analysis Using Functional Relationships,” ICCAD, pp. 126–129, 1986.
5. D. Brand and V. S. Iyengar, “Timing Analysis Using Functional Analysis,” IEEE Trans. Computers, vol. 37, pp. 1309–1314, 1988.