1. J. Abraham, A. Krishnamachary, R. Tupuri, A comprehensive fault model for deep submicron digital circuits, in Internationl Workshop on Electronic Design, Test and Applications, 2002, pp. 360–364
2. R. Aitken, Nanometer technology effects on fault models for IC testing. IEEE Comput. 32(11), 46–51 (1999)
3. P. Aldworth, System-on-a-chip bus architecture for embedded applications, in International Conference on, Computer Design, 1999, pp. 297–298
4. W. Bainbridge, S. Furber, Delay insensitive system-on-chip interconnect using 1-of-4 data encoding, in International Symposium on Asynchronus Circuits and Systems, 2001, pp. 118–126
5. R. Baumann, Soft errors in advanced computer systems. IEEE Des. Test Comput. 22(3), 258–266 (2005)